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It is a further object of the invention to provide cir- 
cuitry of the above type which briefly interrupts the first 
alarm signal appearing on the annunciator each time an 
additional fault contact set closes. 
Other objects and advantages of the invention will he 
come apparent from the following description and ac- 
The single figure is a schematic diagram of circuitry 
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10 Referring to the single figure there is shown an embodi- 
ment of the invention which may include generally fault 
signal conditionine, circuits 10 and 11, a pulse responsive 
ABSTRACT OF THE DISCLOSURE 
An alarm circuit having an indicating device which be- 
comes activated by the opening of a gate circuit having gate control section 12, an amplifying section 13, a gate 
two signal inputs. One of the gate signal inputs is con- section 14 and a phase inverting section 15. The fore- 
nected to a plurality of fault contact sets. A normally 15 going circuits are energized by means of power leads 
conducting semiconductor switch is connected to the other 16 and 17 which are connected to respective power ter- 
gate signal inputs. The semiconductor switch is connected minals 18 and 19 across which a D.C. source 20 is con- 
through respective pulse forming networks to the fault nected. A dropping resistor 21 is inserted in the lead 16 
contact sets in order that the conduction of the semicon- to reduce the voltage between the leads 16 and 17 to a 
ductor switch will be briefly interrupted each time a fault 20 level appropriate for the transistors used in the circuits 
contact set closes. to be described hereinafter. Although NPN transistors 
are utilized in the instant embodiment of the invention, it 
will be clear to those skilled in the art that PNP transis- 
The invention described herein was made by an em- tors may be substituted by reversing D.C. polarities. 
ployee of the United States Government and may be 25 In order to maintain the voltage between the leads 16 
manufactured and used by or for the Government for and 17 at a constant magnitude, a Zener diode 22 is wn- 
governmental purposes without the payment of any royal- nected between those leads. A capacitor 23 is bridged 
ties thereon or therefor. across the Zener diode 22 to suppress voltage spikes which 
This invention relates to signaling circuits and is might appear between the leads 16 and 17 to the detri- 
directed to an alarm circuit for severally indicating on a 30 ment of any semiconductors energized therefrom. 
single annunciator or indicating device the closure of any The gate circuit 14 is formed by a pair of NPN type 
of a plurality of fault contacts. transistors 24 and 25, the collector-emitter paths of which 
The provision of means for indicating that some param- are serially connected with a load resistor 26 and a 
eter being measured has varied beyond prescribed limits Zener diode 27 between the leads 16 and 17. As will be 
is necessary in a wide range of industrial and experimen- 35 explained presently, both transistors 24 and 25 must con- 
tal applications. For example, in a nuclear reactor, elec- duct concurrently in order to provide a signal which, after 
tronic circuits are provided to measure temperatures and being inverted by the phase inverting section 15, will ac- 
radiation levels at various points throughout the reactor. tivate an indicator device 28. This condition occurs when 
Each of these. circuits may he provided with a set of fault positive potential inputs are applied to the base electrodes 
contacts which close if the parameter being monitored 40 of transistors 24 and 25. The base electrodes of the transis- 
goes out of limits. The fault contact sets are connected tors 24 and 25 serve as first and second input means, re- 
to respective annunciators or indicating devices such as spectively, for the gate circuit 14. 
lamps or buzzers to activate same when respective fault In order to maintain current flow through the Zener 
contacts close. diode 27 at all times, the cathode electrode thereof is 
For purposes of economy and simplicity, it has been a 45 connected to the lead 16 via a lead 28, a resistor 29 and 
practice of the prior art in some instances to provide cir- a lead 30. An operating point for the Zener diode 27 is 
cuitry interposed between a plurality of fault contact sets thus established whereby a constant bias voltage is ap- 
and a single annunciator or indicator channel which is plied to the transistor 24 to stabilize the operation thereof. 
activated upon the Occurrence of a fault. The problem 5o . T h e  phase inverting section 15 is driven by the gate 
with such circuits is that while one set of fault contacts is cxcuit 14 and comprises an NPN type transistor 31 hav- 
closed, the subsequent closure of another set will not ing an emitter electrode connected to the lead 28 by 
be indicated. Consequently, a dangerous situation may re- means of a resistor 32 and having a collector electrode 
sult in which attempts are made to correct the condition connected to lead 16 through a relay winding 33. The 
which caused the first fault contacts to close after the 55 base electrode of transistor 31 is supplied with an input 
fault has already been corrected. signal from a pair of resistors 34 and 35 serially con- 
Some prior art circuits have been devised in which netted between the resistor 26 and the lead 17. A mid- 
after an alarm occurs to indicate a faUk the circuit may point between the resistors is connected to the 'base elec- 
be manually reset so that subsequent closure of another trode of the transistor 31. 
set of fault contacts will be indicated. However, when the To the end that a forward bias voltage will be applied 
circuit is reset, all prior fault signals still present are 6o to transistor 24 when Sets is 
~ ~ ~ ~ ; ~ ! $ ~ ~ ~ ~ ~ ~ ~ ~ &  ~~$~ ~~~~ closed, the pulse responsive gate control section 12 is pro- 
vided. This section may include a current switching means fault is corrected. 
Accordmgly, it is an object of the invention to provide 36 having a control electrode toaether with power elec- 
an improved signaling circuit having a single annunciator 65 trodes which are interposed between the lead 16 and the 
base electrode of the transistor 24. In the present emhodi- or indicator channel. 
It is another object of the invention to provide an im- ment of the invention, switching means 36 is a silicon con- 
proved single annunciator alarm circuit for monitoring a trolled switch (SCS) having an anode electrode connected 
plurality of fault contacts, which alarm circuit indicates 7o to the lead 16 and a cathode electrode connected via a 
the subsequent closure of additional fault contact sets resistor 37 to the base electrode of an NPN type transistor 
after a iirst set of fault contacts is closed. 38 of the amplifying section 13. The anode gate electrode 
of the fault 
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of the SCS 36 serves as a control electrode to render the is interposed between a signal input terminal 146 and the 
SCS nonconducting. lead 58. These fault contact sets 57 and 157 are controlled 
In order to maintain the SCS 36 in a normally conduct- by respective parameter monitoring circuits 59 and 159 
ing condition, current must be supplied to its anode elec- which are commercially available devices. In the emhodi- 
trode. This is achieved by connecting the cathode gate ment of the invention described herein, the parameter 
electrode of the SCS 36 to the lead 16 through a diode monitoring circuits cause their respective associated fault 
39, a resistor 40 and a resistor 41. A capacitor 42, contact sets to close when parameters being monitored go 
paralleled by a resistor 42a, may be connected between out of limits. 
the lead 17 and a point common to the diode 39 and the The circuitry of the invention is completed by the 
resistor 40 to aid in turning off the SCS 36 when a set of 1o provision of a movable contact arm 60 and a fixed cou- 
fault contact closes. tact 61 for the relay winding 33. The contact arm 60 and 
The capacitor 42 also causes the SCS to begin conduct- the fixed contact 61 are connected to the indicator device 
ing after it has been turned off as will be explained 28 so that when the contact arm 60 is in a released posi- 
presently. The resistors 42a, 40 and 41 form a resistive tion against the fixed contact 61 the indicator device will 
nebwork in which the voltage developed across the resistor 15 be activated due to completion of a current circuit by the 
42a and capacitor 42 is applied to the cathode gate elec- arm 60 and the contact 61. A diode 62 may be bridged 
trode of the SCS 36. The connections of the SCS 36 are across relay winding 33 to prevent damage to the transis- 
completed by a resistor 44 connected behveen the anode tor 31 from inductive kickback. 
gate electrode and the lead 17. Operation of the foregoing circuit will now be described. 
The amplifying section 13 serves to multiply the out- 20 Assuming that the contact sets 57 and 157 are open, 
put current of the SCS 36 and includes the NPN type forward bias voltage will be applied to the cathode gate 
transistor 38. The collector electrode of transistor 38 is electrode of the SCS 36 from the lead 16 through the 
connected to a point between resistors 40 and 41 while diode 39 and the resistors 40 and 41 until SCS 36 is 
the emitter electrode of the transistor is connected to the rendered conducting. Consequently, current will flow 
base electrode of transistor 24 and to the lead 17 through 25 from the lead 16 through the anode-cathode path of the 
a resistor 43. The base electrode of transistor 38 is con- SCS 36, resistor 37, the base-emitter path of the transistor 
nected to the resistor 37 as indicated previously so that 38 and the resistor 43 to the lead 17. The base-emitter 
forward bias is applied to transistor 38 when the SCS 36 current of the transistor 38 forward biases that transistor 
conducts. so that current flows from the lead 16 through the resistor 
To the end that forward bias voltage will be applied to 30 41, the collector-emitter path of the transistor 42, the 
the transistor 25 during the time that any set of fault base-emitter path of the transistor 24 and the Zener diode 
contacts is closed and reverse bias will be applied to the 27 to the leadil7. 
transistor 24 for a brief time after any set of fault con- The base-emitter current of the transistor 24 tends to 
tact closes, the fault signal mnditioning circuit sections render is conducting. However, no collector-emitter cur- 
10 and 1,l are provided. The circuit 10 comprises a signal 3; rent can flow in the transistor 24 unless the transistor 
transmitting means such as a resistor 10 connected he- 25 is also rendered conducting. Thus, unless both transis- 
tween a fault signal input terminal 46 and a connecting tors 24 and 25 conduct to draw substantial cnrrent through 
lead 47. Also included in circuit 10 is a pulse forming the transistor 26, there is very little voltage drop across 
means comprising a capacitor 48 and a decoupling diode the resistor 26. 
49 serially connected between the signal input terminal 40 Under the foregoing conditions, that is with the transis- 
46 and a connecting lead 50. A resistor 51 is bridged tor 24 forward biased and the transistor 25 turned off, 
across the diode 49 to provide a discharge path for ca- current flows from the lead 16 to the lead 17 through the 
pacitor 48. resistors 26, 34 and 35. The voltage thus developed across 
Fault signal conditioning circuit 11 is identical to circuit the resistor 35 makes the base electrode of the transistor 
10 and like parts are identified by like numerals prefixed 45 31 positive with respect to the emitter electrode thereof 
by the numeral 1. While only two fault conditioning causing the transistor 31 to conduct. As a result, current 
circuits 10 and 111 are shown in the figure, it will be flows from the lead 16 through the winding 33, the 
understood that as many such circuits as desired may collector-emitter path of the transistor 31, the resistor 32 
be provided commensurate with the number of fault and the Zener diode 27 to the lead 17. The current flow 
contact sets to be monitored. 5o through the relay winding 33 causes the movable contact 
To activate the indicator device 28 it is necessary for arm 60 to be pulled away from the contact 61. Con- 
both transistors 24 and 25 of the gate section 14 to be sequently, the electrical circuit of the indicator device 28 
forward biased. This causes both transistors 24 and 25 is open and the indicator device is inactive. 
to conduct thus opening the gate section. In order that From the foregoing, it will be seen that with tbe fault 
transistor 25 will be forward biased when any set of fault 55 contacts 57 and 157 open, the SCS 36 will conduct causing 
contacts is closed, the base electrode of transistor 25 is the transistor 38 to conduct to forward bias the transistor 
connected to lead 47 via a resistor 52. A resistor 53 is 24. However, with the contacts 57 and 157 open, no for- 
connected between the base and emitter electrodes of ward bias voltage is applied to the transistor 25. As a re- 
transistor 25 in order that current flow through the resistor sult, the transistor 31 conducts causing the contact arm 60 
53 will produce a base-emitter voltage tending to turn on 60 to be pulled away from the contact 61 to deactivate the 
transistor 25. indicator device 28. Assuming that the fault contact set 
It is desired to interrupt the conduction of transistor 24 57 now closes, a forward bias voltage will be applied to 
for a brief time upon the closure of any set of fault con- the transistor 25 from the lead 58 through the resistor 45, 
tacts. This is accomplished by directing turn-off pulses the lead 47, and the resistor 52. At the same time, a pulse 
to the anode electrode of the SCS 36 each time one of 65 of current flows from the lead 58 into the anode gate 
the fault contact sets closed. These turn-off pulses are electrode of the SQS 36 through the fault signal input 
developed on lead 50 by the Pulse forming means of terminal 46, capacitor 48, the decoupling diode 49 lead 
circuits 10 and 11 and are applied to the anode gab  of 50, resistor 54, and the resistor 55. This cnrrent 'puis0 
SCS 36 by means of resistors 54 and 55 serially con- occurs because, when the fault contact set 57 initially 
netted between the lead 50 and the anode gate of the SCS 70 closes, the capacitor 48 is in a substantially discharged 
36. A capacitor 56 may be bridged across the resistors 44 condition. Consequently, current can flow through the ca- 
and 55 to protect the SCS 36 from excessive voltage spikes. pacitor 48 until it becomes charged. 
A fault contact set 57 is interposed between the signal The pulse of current supplied to the anode gate elec- 
input terminal 46 and a lead 58 connected to the positive trode of the SCS 36 causes the SCS to turn off thereby 
pole of the D.C. source. Likewise, a fault contact set 157 75 rendering transistor 38 nonconducting and removing the 
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forward bias from the transistor 24. Accordingly, it will 
be seen that immediately upon the closure of the contact 
set 57 the transistor 25 is forward biased but the transistor 
24 is reversed biased. Therefore, no current is drawn 
through the resistor 26 by the transistors 24 and 25 and 
the transistor 3 1  continues to conduct as described pre- 
viously. 
When the current pulse which flows into the anode gate 
electrode of the SCS 36 renders SCS 36 and transistor 38 
nonconducting, diode 39 remains reversed biased thus pre- 
venting any current flow in the cathode gate circuit of 
the SCS. After the termination of the current pulse sup- 
plied to the anode gate electrode, the SCS 36 will remain 
nonconducting until the capacitor 42 charges to a prede- 
termined voltage great enough to forward bias the cathode 
gate of the SCS. Thus the capacitor 42 resistors 40 and 
41 determine the off time of the SCS 36 after it is ren- 
dered nonconducting by the closure or any of the fault 
contact sets. 
Conduction of the SCS 36 after tbe capacitor 42 has 
charged to a predetermined voltage renders the transistor 
38 conducting so that forward bias voltage is applied to 
the transistor 24. Since both transistors 24 and 25 are 
now forward biased, current will flow from the lead 16 
through the resistor 26, the collector-emitter path of the 
transistor 25, the collector-emitter path of the transistor 
24 and the Zener diode 27 to the lead 17. The increased 
current flow through the resistor 26 as a result of the con- 
duction of transistors 24 and 25 causes the end of the 
resistor 26 connected to the collector electrode of the 
transistor 25 to become substantially more negative than 
it was before the conduction of those transistors. This 
negative voltage is applied to the base electrode of the 
transistor 3 1  through the resistor 34 rendering the tran- 
sistor 31 nonconducting. When the transistor 3 1  ceases 
conducting, no current flows through the relay winding 
33. Consequently, the contact arm 60 is released and 
moves into a position against contact 61 thereby closing 
the circuit of the indicator device 28 to indicate that a 
fault has occurred. 
Assuming that the fault contact set 157 closes now, the 
positive potential on the lead 58 will be applied to the 
base electrode of the transistor 25 through the fault signal 
input terminal 146, resistor 145, lead 47, and the resistor 
52. However, this will not effect the conduction of the 
transistor 25 since forward bias voltage is already applied 
to that transistor from the fault signal conditioning circuit 
10. Immediately upon closure of the fault signal contacts 
157 a pulse of current flows from the lead 58 to the anode 
gate electrode of the S(3s 36 via the signal input terminal 
146, capacitor 148, decouptig diode 149, lead 50, resistor 
54, and resistor 55. As described previously, t h i s  current 
pulse renders the SCS 36 nonconducting. Consequently, 
the transistor 38 is rendered nonconducting and the for- 
ward bias voltage is removed from the transistor 24 caus- 
ing it to turn off. This causes a sharp reduction in the 
current flow through the resistor 26 thereby reducing the 
reverse bias voltage applied to the base electrode of the 
transistor 31. Therefore, transistor conducts. Conduction 
of transistor 31 causes current flow through the relay 
winding 33 to separate the movable contact arm 60 from 
the fixed contact 6 1  thereby deactivating the indicator 
device 28. 
From the foregoing, it will be seen that closure of the 
contact set 157 subsequent to the closure of the contact 
set 57 renders the SCS 36 nonconducting. This causes the 
transistors 38 and 24 to turn off. When the transistor 24 
becomes nonconducting, the transistor 31 conducts to de- 
activate the indicator device 28 as described previously. 
Thus, when the indicator device is activated due to a 
fault condition, a subsequent fault condition will deacti- 
vate the indicator device for a brief time to indicate that 
a subsequent fault has occurred. This deactivation of the 
indicator device upon occurrence of a subsequent fault, 
lasts only for a relatively short time as determined by the 
6 
size of the capacitor 42. This results because the SCS 36 
once rendered nonconducting remains in that state until 
the voltage across the capacitor 42 reaches a predeter- 
mined value. 
When the contact set 157 closes subsequent to the clos- 
ure of the contact set 57, the capacitor 148 and tbe de- 
coupling diode 149 are connected substantially in parallel 
with the capacitor 48 and the decoupling diode 49. The 
decoupling diode 149 prevents the capacitor 148 from 
1o drawing current from the capacitor 48. Thus, upon the 
closure of the contacts at 157, current must flow as de- 
sired through the capacitor 148 and the diode 149 to the 
anode gate of the SOS 36. The bleed resistors 51 and 151 
provide high resistance discharge paths for the capacitors 
15 148 and 48, respectively, when the fault contact sets open. 
While only two fault conditioning signal circuits 10. and 
11 are shown in the single figure, it will be understood 
that as many such circuits as desired may be utilized with 
respective fault contact sets. It will also be clear that, 
20 while for purposes of explanation the contact set 57 was 
described as closing first, the fault contact set may close 
first. 
I t  will be understood that changes and modifications 
may be made to the circuitry described above without de- 
25 parting from the spirit and scope of the invention as set 
forth in tbe claims appended hereto. 
What is claimed is: 
1. In an alarm circuit adapted to be energized from 
a D.C. source and provided with a plurality of fault sig- 
30 nal input terminals connected to one side of the D.C. 
source through respective fault contact sets, in combina- 
tion, indicating means, gate means having first and second 
input means, means for connecting said gate means to 
said indicating means to activate same when said first and 
35 second gate input means are concurrently supplied with 
input signals, a silicon controlled switch having its anode- 
cathode current path connected between one polarity of 
the D.C. source and said first gate input means, said sili- 
con controlled switch having an anode gate electrode and 
40 a cathode gate electrode. a plurality of fault signal input 
means each including fault signal transmitting means con- 
nected between respective fault signal input terminals 
and said second input means of said gate, and pulse form- 
ing means connected between respective fault signal input 
q5 terminals and said anode gate electrode, forward bias 
means, means for connecting said forward bias means to 
said cathode gate electrode to maintain said silicon con- 
trolled switch conducting except when a current pulse 
is supplied to said anode gate electrode from said pulse 
2. The circuit of claim 1 in which said forward bias 
means comprises a resistive network connected across the 
D.C. source, a diode connected between the cathode gate 
electrode of the silicon controlled switch and a point 
55 on said resistive network, said diode being poled to per- 
mit current flow toward the cathode gate electrode, and a 
capacitor connected between said point on said resistive 
network to which said diode is connected and the other 
polarity of the D.C. source. 
3. The circuit of claim 1 in which said fault signal 
transmitting means is a resistor and said pulse forming 
means comprises a serially connected capacitor and diode 
with a bleed resistor bridged across said diode. 
4. The circuit of claim 3 in which said forward bias 
65 means comprises a resistive network connected across the 
D.C. source, a diode connected between the cathode gate 
electrode of the silicon controlled switch and a point on 
said resistive network, said diode being poled to permit 
current flow toward the cathode gate electrode, and a 
capacitor connected between said point on said resistive 
network to which said diode is connected and the other 
polarity of the D.C. source. 
5. The circuit of claim 3 in which said gate means 
comprises a load resistor and first and second transistors, 
i 5  the collector-emitter paths of said transistors being seri- 
50 forming means. 
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ally connected with said load resistor across the D.C. electrode and the other polarity of the D.C. source, a re- 
source, the base electrodes of said first and second tran- sistance network connected between the collector electrode 
sistors being said first and second gate input signal means, of said second transistor of the gate means and said other 
respectively. polarity of the D.C. source, means for connecting the base 
6. The circuit of claim 5 in which said fonvard bias electrode of the transistor to a point on said resistance net- 
means comprises a resistive network connected across the work whereby the transistor of the phase inverting circuit 
D.C. source, a diode connected between the cathode gate is rendered nonconducting to deenergize the relay when 
electrode of the silicon controlled switch and a point on both the first and second transistors of the gate means 
said resistive network, said diode being poled to permit conduct. 
current flow toward the cathode gate electrode, a capaci- 
tor connected between said point on said resistive network References Cited 
to which said diode i s  connected and the other polarity UNITED STATES PATENTS 
of the D.C. source. 
and including a 3,184725 511965 Siege1 ---___________ 340-213 
phase inverting circuit comprising a transistor having 15 i’i:%f$ i;:z !$~“_~;II~II~~;~I izi 
collector, emitter and base electrodes, a relay having a 31307,166 2/lg67 Stack _ _ _ _ _ _ _ _ _ _ _ _ _ _  34G213 
winding and at least one movable contact arm and one 
fixed contact, means for connecting said contact arm and 3’381’286 4/1968 Waish ------------- 340-415 
said k e d  contact to the indicating means, said relay wind- 
ing being connected between the collector electrode of said 20 
transistor and said one polarity of the D.C. source, con- 
stant voltage bias means connected between said emitter 
,. The circuit as set forth in claim 
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